Makefile (4b2c87ba1d7965f6f2b0a396be707a6e2f6fb345) | Makefile (d084f29ca7e6f535cf061024fdb8dcc7e922691d) |
---|---|
1#*************************************************************************************** 2# Copyright (c) 2024 Beijing Institute of Open Source Chip (BOSC) 3# Copyright (c) 2020-2024 Institute of Computing Technology, Chinese Academy of Sciences 4# Copyright (c) 2020-2021 Peng Cheng Laboratory 5# 6# XiangShan is licensed under Mulan PSL v2. 7# You can use this software according to the terms and conditions of the Mulan PSL v2. 8# You may obtain a copy of Mulan PSL v2 at: --- 63 unchanged lines hidden (view full) --- 72COMMON_EXTRA_ARGS += --xstop-prefix $(XSTOP_PREFIX) 73endif 74 75# IMSIC use TileLink rather than AXI4Lite 76ifeq ($(IMSIC_USE_TL),1) 77COMMON_EXTRA_ARGS += --imsic-use-tl 78endif 79 | 1#*************************************************************************************** 2# Copyright (c) 2024 Beijing Institute of Open Source Chip (BOSC) 3# Copyright (c) 2020-2024 Institute of Computing Technology, Chinese Academy of Sciences 4# Copyright (c) 2020-2021 Peng Cheng Laboratory 5# 6# XiangShan is licensed under Mulan PSL v2. 7# You can use this software according to the terms and conditions of the Mulan PSL v2. 8# You may obtain a copy of Mulan PSL v2 at: --- 63 unchanged lines hidden (view full) --- 72COMMON_EXTRA_ARGS += --xstop-prefix $(XSTOP_PREFIX) 73endif 74 75# IMSIC use TileLink rather than AXI4Lite 76ifeq ($(IMSIC_USE_TL),1) 77COMMON_EXTRA_ARGS += --imsic-use-tl 78endif 79 |
80# IMSIC use TileLink rather than AXI4Lite | 80# enable or disable dfx manually |
81ifeq ($(DFX),1) | 81ifeq ($(DFX),1) |
82COMMON_EXTRA_ARGS += --enable-dfx | 82COMMON_EXTRA_ARGS += --dfx true 83else 84ifeq ($(DFX),0) 85COMMON_EXTRA_ARGS += --dfx false |
83endif | 86endif |
87endif |
|
84 85# L2 cache size in KB 86ifneq ($(L2_CACHE_SIZE),) 87COMMON_EXTRA_ARGS += --l2-cache-size $(L2_CACHE_SIZE) 88endif 89 90# L3 cache size in KB 91ifneq ($(L3_CACHE_SIZE),) --- 203 unchanged lines hidden --- | 88 89# L2 cache size in KB 90ifneq ($(L2_CACHE_SIZE),) 91COMMON_EXTRA_ARGS += --l2-cache-size $(L2_CACHE_SIZE) 92endif 93 94# L3 cache size in KB 95ifneq ($(L3_CACHE_SIZE),) --- 203 unchanged lines hidden --- |