xref: /XiangShan/src/main/scala/system/SoC.scala (revision 367512b707c976b7ff3fa2e0a4cf1b35a5c1d3c2) 
1package system
2
3import chipsalliance.rocketchip.config.Parameters
4import device.{AXI4Timer, TLTimer, AXI4Plic}
5import chisel3._
6import chisel3.util._
7import freechips.rocketchip.diplomacy.{AddressSet, LazyModule, LazyModuleImp}
8import freechips.rocketchip.tilelink.{BankBinder, TLBuffer, TLBundleParameters, TLCacheCork, TLClientNode, TLFilter, TLFuzzer, TLIdentityNode, TLToAXI4, TLWidthWidget, TLXbar}
9import utils.DebugIdentityNode
10import utils.XSInfo
11import xiangshan.{HasXSParameter, XSCore, HasXSLog}
12import sifive.blocks.inclusivecache.{CacheParameters, InclusiveCache, InclusiveCacheMicroParameters}
13import freechips.rocketchip.diplomacy.{AddressSet, LazyModule, LazyModuleImp}
14import freechips.rocketchip.devices.tilelink.{DevNullParams, TLError}
15import freechips.rocketchip.amba.axi4.{AXI4Deinterleaver, AXI4Fragmenter, AXI4IdIndexer, AXI4IdentityNode, AXI4ToTL, AXI4UserYanker}
16
17case class SoCParameters
18(
19  NumCores: Integer = 1,
20  EnableILA: Boolean = false,
21  HasL2Cache: Boolean = false,
22  HasPrefetch: Boolean = false
23)
24
25trait HasSoCParameter extends HasXSParameter{
26  val soc = top.Parameters.get.socParameters
27  val NumCores = soc.NumCores
28  val EnableILA = soc.EnableILA
29  val HasL2cache = soc.HasL2Cache
30  val HasPrefetch = soc.HasPrefetch
31}
32
33class ILABundle extends Bundle {}
34
35
36class DummyCore()(implicit p: Parameters) extends LazyModule {
37  val mem = TLFuzzer(nOperations = 10)
38  val mmio = TLFuzzer(nOperations = 10)
39
40  lazy val module = new LazyModuleImp(this){
41
42  }
43}
44
45
46class XSSoc()(implicit p: Parameters) extends LazyModule with HasSoCParameter {
47  // CPU Cores
48  private val xs_core = Seq.fill(NumCores)(LazyModule(new XSCore()))
49
50  // L1 to L2 network
51  // -------------------------------------------------
52  private val l2_xbar = Seq.fill(NumCores)(TLXbar())
53
54  private val l2cache = Seq.fill(NumCores)(LazyModule(new InclusiveCache(
55    CacheParameters(
56      level = 2,
57      ways = L2NWays,
58      sets = L2NSets,
59      blockBytes = L2BlockSize,
60      beatBytes = L1BusWidth / 8, // beatBytes = l1BusDataWidth / 8
61      cacheName = s"L2"
62    ),
63    InclusiveCacheMicroParameters(
64      writeBytes = 8
65    )
66  )))
67
68  // L2 to L3 network
69  // -------------------------------------------------
70  private val l3_xbar = TLXbar()
71
72  private val l3_node = LazyModule(new InclusiveCache(
73    CacheParameters(
74      level = 3,
75      ways = L3NWays,
76      sets = L3NSets,
77      blockBytes = L3BlockSize,
78      beatBytes = L2BusWidth / 8,
79      cacheName = "L3"
80    ),
81    InclusiveCacheMicroParameters(
82      writeBytes = 8
83    )
84  )).node
85
86  // L3 to memory network
87  // -------------------------------------------------
88  private val memory_xbar = TLXbar()
89  private val mmioXbar = TLXbar()
90
91  // only mem, dma and extDev are visible externally
92  val mem = Seq.fill(L3NBanks)(AXI4IdentityNode())
93  val dma = AXI4IdentityNode()
94  val extDev = AXI4IdentityNode()
95
96  // connections
97  // -------------------------------------------------
98  for (i <- 0 until NumCores) {
99    l2_xbar(i) := TLBuffer() := DebugIdentityNode() := xs_core(i).memBlock.dcache.clientNode
100    l2_xbar(i) := TLBuffer() := DebugIdentityNode() := xs_core(i).l1pluscache.clientNode
101    l2_xbar(i) := TLBuffer() := DebugIdentityNode() := xs_core(i).ptw.node
102<<<<<<< HEAD
103    mmioXbar   := TLBuffer() := DebugIdentityNode() := xs_core(i).uncache.clientNode
104    mmioXbar   := TLBuffer() := DebugIdentityNode() := xs_core(i).icacheUncache.clientNode
105=======
106    l2_xbar(i) := TLBuffer() := DebugIdentityNode() := xs_core(i).l2Prefetcher.clientNode
107    mmioXbar   := TLBuffer() := DebugIdentityNode() := xs_core(i).memBlock.uncache.clientNode
108>>>>>>> master
109    l2cache(i).node := TLBuffer() := DebugIdentityNode() := l2_xbar(i)
110    l3_xbar := TLBuffer() := DebugIdentityNode() := l2cache(i).node
111  }
112
113  // DMA should not go to MMIO
114  val mmioRange = AddressSet(base = 0x0000000000L, mask = 0x007fffffffL)
115  // AXI4ToTL needs a TLError device to route error requests,
116  // add one here to make it happy.
117  val tlErrorParams = DevNullParams(
118    address = Seq(mmioRange),
119    maxAtomic = 8,
120    maxTransfer = 64)
121  val tlError = LazyModule(new TLError(params = tlErrorParams, beatBytes = L2BusWidth / 8))
122  private val tlError_xbar = TLXbar()
123  tlError_xbar :=
124    AXI4ToTL() :=
125    AXI4UserYanker(Some(1)) :=
126    AXI4Fragmenter() :=
127    AXI4IdIndexer(1) :=
128    dma
129  tlError.node := tlError_xbar
130
131  l3_xbar :=
132    TLBuffer() :=
133    DebugIdentityNode() :=
134    tlError_xbar
135
136  val bankedNode =
137    BankBinder(L3NBanks, L3BlockSize) :*= l3_node :*= TLBuffer() :*= DebugIdentityNode() :*= l3_xbar
138
139  for(i <- 0 until L3NBanks) {
140    mem(i) :=
141      AXI4UserYanker() :=
142      TLToAXI4() :=
143      TLWidthWidget(L3BusWidth / 8) :=
144      TLCacheCork() :=
145      bankedNode
146  }
147
148  private val clint = LazyModule(new TLTimer(
149    Seq(AddressSet(0x38000000L, 0x0000ffffL)),
150    sim = !env.FPGAPlatform
151  ))
152
153  clint.node := mmioXbar
154  extDev := AXI4UserYanker() := TLToAXI4() := mmioXbar
155
156  val plic = LazyModule(new AXI4Plic(
157    Seq(AddressSet(0x3c000000L, 0x03ffffffL)),
158    sim = !env.FPGAPlatform
159  ))
160  val plicIdentity = AXI4IdentityNode()
161  plic.node := plicIdentity := AXI4UserYanker() := TLToAXI4() := mmioXbar
162
163  lazy val module = new LazyModuleImp(this){
164    val io = IO(new Bundle{
165      val extIntrs = Input(Vec(NrExtIntr, Bool()))
166      // val meip = Input(Vec(NumCores, Bool()))
167      val ila = if(env.FPGAPlatform && EnableILA) Some(Output(new ILABundle)) else None
168    })
169
170    plic.module.io.extra.get.intrVec <> RegNext(RegNext(Cat(io.extIntrs)))
171
172    for (i <- 0 until NumCores) {
173      xs_core(i).module.io.externalInterrupt.mtip := clint.module.io.mtip(i)
174      xs_core(i).module.io.externalInterrupt.msip := clint.module.io.msip(i)
175      // xs_core(i).module.io.externalInterrupt.meip := RegNext(RegNext(io.meip(i)))
176      xs_core(i).module.io.externalInterrupt.meip := plic.module.io.extra.get.meip(i)
177    }
178    // do not let dma AXI signals optimized out
179    chisel3.dontTouch(dma.out.head._1)
180    chisel3.dontTouch(extDev.out.head._1)
181  }
182
183}
184