Home
last modified time | relevance | path

Searched refs:exuWriteback (Results 1 – 2 of 2) sorted by relevance

/XiangShan/src/main/scala/xiangshan/backend/rob/
H A DRob.scala73 val exuWriteback: MixedVec[ValidIO[ExuOutput]] = Flipped(params.genWrite2CtrlBundles) constant
134 val exuWBs: Seq[ValidIO[ExuOutput]] = io.exuWriteback.filter(!_.bits.params.hasStdFu).toSeq
135 val stdWBs: Seq[ValidIO[ExuOutput]] = io.exuWriteback.filter(_.bits.params.hasStdFu).toSeq
136 val vldWBs: Seq[ValidIO[ExuOutput]] = io.exuWriteback.filter(_.bits.params.hasVLoadFu).toSeq
137 val fflagsWBs = io.exuWriteback.filter(x => x.bits.fflags.nonEmpty).toSeq
140 val vxsatWBs = io.exuWriteback.filter(x => x.bits.vxsat.nonEmpty).toSeq
141 val branchWBs = io.exuWriteback.filter(_.bits.params.hasBrhFu).toSeq
142 val jmpWBs = io.exuWriteback.filter(_.bits.params.hasJmpFu).toSeq
143 val csrWBs = io.exuWriteback.filter(x => x.bits.params.hasCSR).toSeq
147 io.exuWriteback.zipWithIndex.foreach{ case (wb, i) =>
/XiangShan/src/main/scala/xiangshan/backend/
H A DCtrlBlock.scala747 rob.io.exuWriteback := delayedWriteBack