| /nrf52832-nimble/nordic/nrfx/hal/ |
| H A D | nrf_gpio.h | 42 * @defgroup nrf_gpio_hal GPIO HAL
45 * @brief Hardware access layer for managing the GPIO peripheral.
122 * @brief Function for configuring the GPIO pin range as output pins with normal drive strength.
135 …* @brief Function for configuring the GPIO pin range as input pins with given initial value set, h…
145 …* Sense capability on the pin is disabled and input is connected to buffer so that the GPIO…
172 * @brief Function for configuring the given GPIO pin number as output, hiding inner details.
182 * @brief Function for configuring the given GPIO pin number as input, hiding inner details.
188 …* @note Sense capability on the pin is disabled and input is connected to buffer so that the GPIO…
200 * @brief Function for configuring the given GPIO pin number as a watcher. Only input is connected.
208 * @brief Function for disconnecting input for the given GPIO.
[all …]
|
| H A D | nrf_spu.h | 184 * @brief Function for configuring the GPIO pins to be available in particular domains.
186 * GPIO pins are configured as bitmask. Set one in bitmask to make particular pin available only
191 * @param[in] gpio_mask Bitmask with gpio configuration.
|
| /nrf52832-nimble/packages/NimBLE-latest/apps/bleprph/ |
| H A D | syscfg.yml | 23 PHY preference change is triggered by configured GPIO pins.
25 GPIO pins.
29 GPIO pins for changing PHY preference on active connection. This
30 is an array of 4 GPIO pin numbers for 1M, 2M, LE Coded S=2 and
35 GPIO pins for indicating current PHY on active connection. This
36 is an array of 3 GPIO pin numbers for 1M, 2M and LE Coded
|
| /nrf52832-nimble/nordic/nrfx/drivers/include/ |
| H A D | nrfx_gpiote.h | 57 bool skip_gpio_setup : 1; /**< Do not change GPIO configuration */
60 /**@brief Macro for configuring a pin to use a GPIO IN or PORT EVENT to detect low-to-high transiti…
70 /**@brief Macro for configuring a pin to use a GPIO IN or PORT EVENT to detect high-to-low transiti…
80 /**@brief Macro for configuring a pin to use a GPIO IN or PORT EVENT to detect any change on the pi…
90 /**@brief Macro for configuring a pin to use a GPIO IN or PORT EVENT to detect low-to-high transiti…
92 * @note This macro prepares configuration that skips GPIO setup. */
102 /**@brief Macro for configuring a pin to use a GPIO IN or PORT EVENT to detect high-to-low transiti…
104 * @note This macro prepares configuration that skips GPIO setup. */
114 /**@brief Macro for configuring a pin to use a GPIO IN or PORT EVENT to detect any change on the pi…
116 * @note This macro prepares configuration that skips GPIO setup. */
[all …]
|
| /nrf52832-nimble/packages/NimBLE-latest/nimble/drivers/nrf52/ |
| H A D | syscfg.yml | 37 When set to proper GPIO pin number, this pin will be set
45 When set to proper GPIO pin number, this pin will be set
53 When set to proper GPIO pin number, this pin will be set
|
| /nrf52832-nimble/packages/NimBLE-latest/nimble/transport/emspi/ |
| H A D | syscfg.yml | 72 description: The GPIO pin that resets the EM controller.
76 description: The GPIO pin to use for SPI slave select.
81 The GPIO pin that the EM controller uses to indicate data ready.
|
| /nrf52832-nimble/drivers/ |
| H A D | drv_gpio.c | 22 /* GPIO interrupts */
32 /* Storage for GPIO callbacks */
115 * GPIO irq handler
117 * Handles the gpio interrupt attached to a gpio pin.
|
| /nrf52832-nimble/rt-thread/ |
| H A D | ChangeLog.md | 50 * Add the LPC54114-lite BSP, including GPIO, I2C, SDCard, SPI, SPI Flash, UART driver;
53 * Add RV32M1 VEGA BSP, including GPIO, I2C, SDCard, UART and other drivers;
57 * Fix GPIO configuration issue in stm32f10x-HAL; (Wu Han)
90 * Add SWM320 BSP of Synwit.cn, including GPIO, HW Timer, I2C, Watchdog, PWM, RTC, SPI, UART, etc.; …
93 …ign Ware ARC EM Starter Kit, bsp/synopsys/emsk_em9d, EM9D core, including GPIO, UART and other dri…
148 * Update Apollo2 BSP with ADC, GPIO, I2C, PDM, SPI, UART and other drivers; (Haleyl)
219 * Optimize the GPIO driver in stm32f4xx-HAL BSP;
223 * Optimize the GPIO driver in stm32f10x-HAL BSP;
224 * Add GPIO driver and RTC driver in stm32f107 BSP;
281 * On i.MX RT1052, add GPIO driver;
[all …]
|
| /nrf52832-nimble/nordic/nrfx/mdk/ |
| H A D | system_nrf52840.c | 59 …/* Enable SWO trace functionality. If ENABLE_SWO is not defined, SWO pin will be used as GPIO (see… in SystemInit()
165 …/* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINR… in SystemInit()
166 …defined, pin reset will not be available. One GPIO (see Product Specification to see which one) wi… in SystemInit()
167 reserved for PinReset and not available as normal GPIO. */ in SystemInit()
|
| H A D | nrf51422_peripherals.h | 52 /* GPIO */
147 /* GPIO Tasks and Events */
|
| H A D | nrf51824_peripherals.h | 53 /* GPIO */
148 /* GPIO Tasks and Events */
|
| H A D | nrf51822_peripherals.h | 53 /* GPIO */
148 /* GPIO Tasks and Events */
|
| H A D | nrf51802_peripherals.h | 52 /* GPIO */
147 /* GPIO Tasks and Events */
|
| H A D | nrf51801_peripherals.h | 52 /* GPIO */
147 /* GPIO Tasks and Events */
|
| H A D | nrf51_peripherals.h | 51 /* GPIO */
146 /* GPIO Tasks and Events */
|
| H A D | nrf52810_peripherals.h | 56 /* GPIO */
185 /* GPIO Tasks and Events */
|
| H A D | nrf9160_peripherals.h | 51 /* GPIO */
156 /* GPIO Tasks and Events */
|
| H A D | system_nrf52.c | 63 …/* Enable SWO trace functionality. If ENABLE_SWO is not defined, SWO pin will be used as GPIO (see… in SystemInit()
196 …/* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINR… in SystemInit()
197 …defined, pin reset will not be available. One GPIO (see Product Specification to see which one) wi… in SystemInit()
198 reserved for PinReset and not available as normal GPIO. */ in SystemInit()
|
| H A D | nrf52840_peripherals.h | 66 /* GPIO */
242 /* GPIO Tasks and Events */
|
| H A D | nrf52832_peripherals.h | 64 /* GPIO */
234 /* GPIO Tasks and Events */
|
| H A D | system_nrf52810.c | 67 …/* Enable SWO trace functionality. If ENABLE_SWO is not defined, SWO pin will be used as GPIO (see… in SystemInit()
196 …/* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINR… in SystemInit()
197 …defined, pin reset will not be available. One GPIO (see Product Specification to see which one) wi… in SystemInit()
198 reserved for PinReset and not available as normal GPIO. */ in SystemInit()
|
| /nrf52832-nimble/nordic/nrfx/ |
| H A D | CHANGELOG.md | 59 - Added function for reading the pin pull configuration in the GPIO HAL.
73 - Extended HALs for GPIO, PPI, SAADC, and USBD.
138 - HAL for: ADC, CLOCK, COMP, ECB, EGU, GPIO, GPIOTE, I2S, LPCOMP, NVMC, PDM, POWER, PPI, PWM, QDEC,…
|
| /nrf52832-nimble/packages/NimBLE-latest/apps/blemesh_models_example_1/src/ |
| H A D | main.c | 204 * Change to select different GPIO output pins
438 * Map GPIO pins to button number
439 * Change to select different GPIO input pins
452 BT_ERR("No match for GPIO pin 0x%08x", pin_pos); in pin_to_sw()
479 /* The variable pin_pos is the pin position in the GPIO register, in button_pressed()
|
| /nrf52832-nimble/rt-thread/libcpu/mips/loongson_1c/ |
| H A D | start_gcc.S | 209 /* disable all gpio */
211 sw zero,0x10c0(a0) /* disable gpio 0-31 */
212 sw zero,0x10c4(a0) /* disable gpio 32-63 */
213 sw zero,0x10c8(a0) /* disable gpio 64-95 */
|
| /nrf52832-nimble/rt-thread/components/drivers/ |
| H A D | Kconfig | 73 bool "Use GPIO to simulate I2C"
78 bool "Using generic GPIO device drivers"
|