Home
last modified time | relevance | path

Searched defs:s1_addr_mismatch (Results 1 – 2 of 2) sorted by relevance

/XiangShan/src/main/scala/xiangshan/mem/pipeline/
H A DHybridUnit.scala707 val s1_addr_mismatch = WireInit(false.B) constant
H A DLoadUnit.scala1040 val s1_addr_mismatch = WireInit(false.B) constant