Home
last modified time | relevance | path

Searched defs:nderr (Results 1 – 3 of 3) sorted by relevance

/XiangShan/src/main/scala/xiangshan/mem/lsqueue/
H A DLoadQueueUncache.scala71 val nderr = RegInit(false.B) constant
/XiangShan/src/main/scala/xiangshan/cache/dcache/
H A DDCacheWrapper.scala476 val nderr = Bool() constant
562 val nderr = Bool() constant
611 val nderr = Bool() constant
/XiangShan/src/main/scala/xiangshan/cache/dcache/mainpipe/
H A DMissQueue.scala288 val nderr = RegInit(false.B) constant