Lines Matching full:in
5 * Redistribution and use in source and binary forms, with or without
11 * 2. Redistributions in binary form must reproduce the above copyright
12 * notice, this list of conditions and the following disclaimer in the
22 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
26 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
28 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
56 * @brief Number of channels in each Pointer to the peripheral registers structure.
70 …NRF_PWM_TASK_NEXTSTEP = offsetof(NRF_PWM_Type, TASKS_NEXTSTEP) ///< Steps by one value in the…
148 …NRF_PWM_LOAD_COMMON = PWM_DECODER_LOAD_Common, ///< 1st half word (16-bit) used in all PWM…
149 …M_DECODER_LOAD_Grouped, ///< 1st half word (16-bit) used in channels 0 and 1; 2nd word in chann…
150 …AD_Individual, ///< 1st half word (16-bit) used in channel 0; 2nd in channel 1; 3rd in channel 2; …
151 … = PWM_DECODER_LOAD_WaveForm ///< 1st half word (16-bit) used in channel 0; 2nd in channel 1; …
169 * loaded in @ref NRF_PWM_LOAD_COMMON mode.
175 * loaded in @ref NRF_PWM_LOAD_GROUPED mode.
184 * loaded in @ref NRF_PWM_LOAD_INDIVIDUAL mode.
196 * loaded in @ref NRF_PWM_LOAD_WAVE_FORM mode.
210 …nrf_pwm_values_common_t const * p_common; ///< Pointer to be used in @ref NRF_PWM_LOAD_COM…
211 …nrf_pwm_values_grouped_t const * p_grouped; ///< Pointer to be used in @ref NRF_PWM_LOAD_GRO…
212 …nrf_pwm_values_individual_t const * p_individual; ///< Pointer to be used in @ref NRF_PWM_LOAD_IND…
213 …nrf_pwm_values_wave_form_t const * p_wave_form; ///< Pointer to be used in @ref NRF_PWM_LOAD_WAV…
222 * in the peripheral's internal register, and the values are loaded from RAM
225 * the values cannot be placed in a local variable that is allocated on stack).
226 * If the sequence is played in a loop and the values should be updated
232 * SEQ[n].REFRESH and SEQ[n].ENDDELAY registers in the peripheral,
239 …nrf_pwm_values_t values; ///< Pointer to an array with duty cycle values. This array must be in Da…
242 * cycle values in various loading modes
244 * In each value, the most significant bit (15)
248 uint16_t length; ///< Number of 16-bit values in the array pointed by @p values.
249 …that each duty cycle should be repeated (after being played once). Ignored in @ref NRF_PWM_STEP_TR…
250 …delay; ///< Additional time (in PWM periods) that the last duty cycle is to be kept after the sequ…
254 * @brief Helper macro for calculating the number of 16-bit values in specified
263 * @param[in] p_reg Pointer to the peripheral registers structure.
264 * @param[in] task Task to activate.
272 * @param[in] p_reg Pointer to the peripheral registers structure.
273 * @param[in] task Requested task.
283 * @param[in] p_reg Pointer to the peripheral registers structure.
284 * @param[in] event Event to clear.
292 * @param[in] p_reg Pointer to the peripheral registers structure.
293 * @param[in] event Event to check.
304 * @param[in] p_reg Pointer to the peripheral registers structure.
305 * @param[in] event Requested event.
315 * @param[in] p_reg Pointer to the peripheral registers structure.
316 * @param[in] pwm_shorts_mask Shortcuts to enable.
324 * @param[in] p_reg Pointer to the peripheral registers structure.
325 * @param[in] pwm_shorts_mask Shortcuts to disable.
333 * @param[in] p_reg Pointer to the peripheral registers structure.
334 * @param[in] pwm_shorts_mask Shortcuts configuration to set.
342 * @param[in] p_reg Pointer to the peripheral registers structure.
343 * @param[in] pwm_int_mask Interrupts to enable.
351 * @param[in] p_reg Pointer to the peripheral registers structure.
352 * @param[in] pwm_int_mask Interrupts to disable.
360 * @param[in] p_reg Pointer to the peripheral registers structure.
361 * @param[in] pwm_int_mask Interrupts configuration to set.
369 * @param[in] p_reg Pointer to the peripheral registers structure.
370 * @param[in] pwm_int Interrupt to check.
383 * @param[in] p_reg Pointer to the structure of registers of the peripheral.
384 * @param[in] task Task for which to set the configuration.
385 * @param[in] channel Channel through which to subscribe events.
395 * @param[in] p_reg Pointer to the structure of registers of the peripheral.
396 * @param[in] task Task for which to clear the configuration.
405 * @param[in] p_reg Pointer to the structure of registers of the peripheral.
406 * @param[in] event Event for which to set the configuration.
407 * @param[in] channel Channel through which to publish the event.
417 * @param[in] p_reg Pointer to the structure of registers of the peripheral.
418 * @param[in] event Event for which to clear the configuration.
427 * @param[in] p_reg Pointer to the peripheral registers structure.
434 * @param[in] p_reg Pointer to the peripheral registers structure.
445 * @param[in] p_reg Pointer to the peripheral registers structure.
446 * @param[in] out_pins Array with pin numbers for individual PWM output channels.
454 * @param[in] p_reg Pointer to the peripheral registers structure.
455 * @param[in] base_clock Base clock frequency.
456 * @param[in] mode Operating mode of the pulse generator counter.
457 * @param[in] top_value Value up to which the pulse generator counter counts.
467 * @param[in] p_reg Pointer to the peripheral registers structure.
468 * @param[in] seq_id Identifier of the sequence (0 or 1).
469 * @param[in] p_seq Pointer to the sequence definition.
477 * in the specified sequence.
479 * @param[in] p_reg Pointer to the peripheral registers structure.
480 * @param[in] seq_id Identifier of the sequence (0 or 1).
481 * @param[in] p_values Pointer to an array with duty cycle values.
489 * in the specified sequence.
491 * @param[in] p_reg Pointer to the peripheral registers structure.
492 * @param[in] seq_id Identifier of the sequence (0 or 1).
493 * @param[in] length Number of duty cycle values.
501 * on each duty cycle value in the specified sequence.
503 * @param[in] p_reg Pointer to the peripheral registers structure.
504 * @param[in] seq_id Identifier of the sequence (0 or 1).
505 * @param[in] refresh Number of additional PWM periods for each duty cycle value.
515 * @param[in] p_reg Pointer to the peripheral registers structure.
516 * @param[in] seq_id Identifier of the sequence (0 or 1).
517 * @param[in] end_delay Number of PWM periods added at the end of the sequence.
527 * @param[in] p_reg Pointer to the peripheral registers structure.
528 * @param[in] dec_load Mode of loading sequence data from RAM.
529 * @param[in] dec_step Mode of advancing the active sequence.
542 * @param[in] p_reg Pointer to the peripheral registers structure.
543 * @param[in] loop_count Number of times to perform the sequence playback.